DrHDTiwari

CMOS 4 input AND-OR-NOT, AOI Complex Gate Design and Simulation using Xilinx Vivado Microwind – JNTUH CMOS VLSI LAB 12

by

Introduction to Creating a 4-Input AND-OR-NOT Complex Gate Layout using Vivado and Microwind Welcome to the exciting world of CMOS VLSI Design! If you’re a B.Tech student in your third year, second semester, enrolled in the “CMOS VLSI Design Laboratory” course at JTUH, you’re about to embark on a fascinating journey. This blog aims to … Read more

CMOS Latch Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 11

by

Introduction to Latch Layout Design in Micro Wind: A Practical Guide for CMOS VLSI Design Laboratory Welcome to our deep dive into the intriguing world of VLSI (Very Large Scale Integration) design, specifically focusing on the creation of latch layouts using the Micro Wind software. This guide is tailored for students of the B.Tech III … Read more

CMOS XOR and Multiplexer Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 10

by

Welcome to our latest blog post, where we delve into the fascinating world of CMOS VLSI design, focusing on creating the layout of XOR logic gates and 2:1 multiplexers using just six transistors. This exploration is part of the curriculum for the B.Tech. III Year II Semester at the CMOS VLSI DESIGN LABORATORY, JNTUH. In … Read more

CMOS NOR and NAND Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 09

by

Welcome to our educational blog focused on a key component of the CMOS VLSI Design Laboratory for B.Tech III Year II Semester students at JNTUH. This session, we delve deep into the practical aspects of microelectronic design, specifically through the creation of NOR and NAND gate layouts using the Micro Wind software tool. Micro Wind … Read more

CMOS Inverter Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 07

by

Welcome to our comprehensive guide on the simulation and analysis of a CMOS inverter, tailored for students and professionals engaged in semiconductor design and VLSI technology. This blog serves as an educational resource for the CMOS VLSI DESIGN LABORATORY, specifically designed for B.Tech. III Year II Semester students under the JNTUH curriculum. The CMOS inverter, … Read more

Adder Design using Behavioral, Dataflow and Structural modeling Simulation using Xilinx Vivado – JNTUH CMOS VLSI LAB 06

by

Welcome to our latest blog post, where we delve into the fascinating world of digital design using Xilinx Vivado. Today, we’re focusing on a fundamental yet incredibly versatile component of digital electronics: the full adder. This tiny powerhouse plays a crucial role in the arithmetic logic units at the heart of most digital systems, including … Read more

Comparator Design Simulation using Xilinx Vivado – JNTUH CMOS VLSI LAB 05

by

In this blog, we embark on an insightful journey into designing a 4-bit comparator, an essential tool for comparing binary numbers in digital circuits. This practical exploration is part of the curriculum for the CMOS VLSI Design Laboratory, tailored for B.Tech. III Year II Semester students under JNTUH. Utilizing Xilinx Vivado, we will guide you … Read more

Binary to Gray Converter Design Simulation using Xilinx Vivado – JNTUH CMOS VLSI LAB 04

by

In this technical exploration, we delve into the intricacies of designing a 4-bit binary to Gray code converter, a pivotal component in minimizing bit transition errors in digital systems. This experiment, tailored for the CMOS VLSI Design Laboratory curriculum of B.Tech. III Year II Semester under JNTUH, employs Xilinx Vivado to simulate the conversion process. … Read more

Multiplexer, Demultiplexer Design Simulation using Xilinx Vivado – JNTUH CMOS VLSI LAB 03

by

In this detailed exploration, we delve into the practical aspects of designing an 8-to-1 multiplexer and a 1-to-8 demultiplexer, crucial components in the realm of digital and VLSI (Very Large Scale Integration) design. This guide caters to the curriculum of CMOS VLSI Design Laboratory for B.Tech. III Year II Semester, following the JNTUH curriculum for … Read more