Month: May 2024

CMOS 4 input AND-OR-NOT, AOI Complex Gate Design and Simulation using Xilinx Vivado Microwind – JNTUH CMOS VLSI LAB 12

by

Introduction to Creating a 4-Input AND-OR-NOT Complex Gate Layout using Vivado and Microwind Welcome to the exciting world of CMOS VLSI Design! If you’re a B.Tech student in your third year, second semester, enrolled in the “CMOS VLSI Design Laboratory” course at JTUH, you’re about to embark on a fascinating journey. This blog aims to … Read more

CMOS Latch Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 11

by

Introduction to Latch Layout Design in Micro Wind: A Practical Guide for CMOS VLSI Design Laboratory Welcome to our deep dive into the intriguing world of VLSI (Very Large Scale Integration) design, specifically focusing on the creation of latch layouts using the Micro Wind software. This guide is tailored for students of the B.Tech III … Read more

CMOS XOR and Multiplexer Design and Simulation using Microwind – JNTUH CMOS VLSI LAB 10

by

Welcome to our latest blog post, where we delve into the fascinating world of CMOS VLSI design, focusing on creating the layout of XOR logic gates and 2:1 multiplexers using just six transistors. This exploration is part of the curriculum for the B.Tech. III Year II Semester at the CMOS VLSI DESIGN LABORATORY, JNTUH. In … Read more